

20 07 changes.

MODULES OF THE COUNTER. (MOD-n COUNTER)

Modules of a counter. Modules of a counter is defined as the number of states through which the counter progresses during its operation.

It is given by the following expression,

$$\text{Mod number} = 2^n$$

where
 $n = \text{No. of PPs.}$

e.g. If $n=2$ (No. of flip-flops)
 a: Mod of counter $2^n = 4$

But we ~~can~~ can restrict the number of output states to any number of states, with a digital combinational logic circuit to reset the flip-flop.

e.g.

Design a MOD-3 asynchronous counter by using a 2-bit ripple counter.

Soln:

The required no. of states = 3,
 $n = 2$.





Fig: State diagram
 MOD-3 diagram.




Truth Table:

Flip flops outputs		Output of Reset logic (Y)
QA	QB	Y
0	0	1
0	1	1
1	0	1
1	1	0


Now, Using Truth Table we get

	QA QA	QA
QB	1	1
QB	1	



$$Y = \overline{Q_A} + \overline{Q_B} = \overline{Q_A \cdot Q_B}$$

Circuit Diagrams



Point Logic

Fig: MOD-3 counter using 2-bit ripple counter.

Output frequency

The output frequency of a asynchronous counter is given by

$$f_o = \frac{f_{clk}}{(\text{MOD-Number})}$$

problems Associated with Ripple counters:

There are two major problems associated with the ripple counters

- i) Generation of unwanted short duration pulse called glitch.
- ii) Propagation delay.

i) Glitches: Generation of unwanted short duration pulse or spike on the output of counter is called glitch.

This appears on the output of the counter with mod number $\leq 2^n$.

A historical glitch for a MOD-3 counter is shown on pg ~~overleaf~~ page.




Fig: Waveforms of a Mod-3 counter.




Fig: state diagram of glitch condition.

ii) The other major drawback of the ripple counters is that the propagation delay. Each FF is clocked by the transition at the output of the preceding FF. Due to the inherently propagation delay (t_{pd}) of each flip-flop, outputs of the FFs do not change simultaneously.




Fig: waveforms showing the effect of propagation delay.

In this diagram, the last diagram, FRs will take
3450 2450ms to change its state after the application
of 9th negative falling edge.